Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application. Please amend claim 1 as follows:

Listing of Claims:

1. (Currently Amended) A method of adjusting data timing in a memory system having a memory device and a memory controller, the system operating according to a master clock signal, the method comprising the steps of:

establishing an initial output timing at the memory device;

transmitting an echo clock signal from the memory device to the memory controller according to the initial output timing;

receiving the echo clock signal at the memory controller;

identifying a phase error of the received echo clock signal relative to the master clock signal;

transmitting control data from the memory controller to the memory device for revising the initial output timing in response to the identified phase error to produce a revised output timing;

revising the initial output timing at the memory device according to the control data; and

transmitting ~~data~~ the echo clock signal from the memory device to the memory controller according to the revised output timing.

2. (Previously presented) The method of claim 1 wherein the step of identifying a phase error of the received echo clock signal relative to the master clock signal comprises:

generating a plurality of phase shifted signals responsive to the master clock signal;

comparing the echo clock signal to each of the phase shifted signals; and

identifying one of the phase shifted signals having a phase within a selected range of phases relative to the echo clock signal.

3. (Previously presented) The method of claim 1 wherein the establishing of an initial output timing:

setting a delay of a delay circuit; and

applying the master clock signal to the delay circuit to produce the echo clock signal.

4. (Previously presented) The method of claim 1 wherein the establishing of an initial output timing further comprises:

storing data in an output register;

clocking the register with the echo clock signal; and

outputting data from the register in response to the echo clock signal.

5. (Previously presented) The method of claim 3 wherein the revising of the initial output timing comprises adjusting the delay of the delay circuit.

6. (Previously presented) A method of controlling data flow in a memory system including a memory controller and a memory device, the method comprising:

generating a master clock signal;

transmitting the master clock signal from the memory controller to the memory device;

issuing a first read command to the memory device;

producing a first set of data and an echo signal at the memory device in response to the first read command, the echo signal having a phase shift relative to the master clock signal;

transmitting the first set of data to the memory controller with a time delay relative to the echo signal;

transmitting the echo signal to the memory controller;

receiving the echo signal at the memory controller;

comparing the received echo signal to the master clock signal;

selecting an adjusted time delay in response to the step of comparing the received echo signal to the master clock signal;

issuing a second read command to the memory device;

producing a second set of data at the memory device in response to the second read command; and

transmitting to the memory controller the second set of data with the adjusted time delay.

7. (Previously presented) The method of claim 6 wherein the selecting of an adjusted time delay adjusting a vernier.

8. (Previously presented) The method of claim 6 wherein the comparing of the received echo signal to the master clock signal comprises:

producing a plurality of phase-shifted signals in response to the master clock signal; and

comparing the echo signal to each of the phase-shifted signals.

9. (Previously presented) The method of claim 8 wherein the selecting of an adjusted time delay comprises identifying one of the phase-shifted signals closest in phase to the echo clock signal.

10. (Original) A memory controller for a memory system including a plurality of memory devices coupled to common clock and command busses, the memory devices producing echo signals in response to clock signals on the clock bus, the controller comprising:

a master clock source coupled to the clock bus operative to produce a master clock signal;

a phase comparing circuit coupled to the clock bus and responsive to produce a phase signal in response to a phase difference between the echo signal and the master clock signal;

a logic circuit coupled to the phase comparing circuit and adapted to produce adjustment data in response to the phase signal; and

a control data circuit having a command output coupled to the command bus and adapted to produce a command signal at the command output in response to the adjustment data.

11. (Previously presented) The memory controller of claim 10 wherein the phase comparator:

a signal source having a plurality of outputs and operative to produce a plurality of phase-shifted signals at the outputs in response to the master clock signal; and

a plurality of phase comparator, each phase comparator including a first input coupled to the signal source outputs, a second input coupled to the clock bus to receive echo signals and a phase output coupled to the logic circuit.

12. (Previously presented) The memory controller of claim 11 wherein the signal source comprises a multiple output delay-locked loop.

13. (Original) A memory system, comprising:

a command bus;

a clock bus;

a data bus;

a memory controller including a master clock generator coupled to the clock bus to generate a master clock signal, a phase comparator having a first input coupled to the master clock generator and a second input and responsive to a phase difference between the first and second inputs to produce an adjust command, and a logic circuit; and

a memory device having a clock input coupled to the clock bus, an echo signal generator to generate an echo signal responsive to the master clock signal at the clock input, the echo signal generator being coupled to the second input of the phase comparator, a data latch having a trigger input and responsive to a control signal at the trigger's input to transmit data to the data bus, and a variable delay circuit having a control output coupled to the trigger input and a command input coupled to the command bus, the delay circuit being responsive to the adjust command on the command bus to produce the control signal at a time corresponding to the adjust command.

14. (Previously presented) The memory system of claim 13 wherein the phase comparator comprises:

a signal source having a plurality of outputs and operative to produce a plurality of phase-shifted signals at the outputs in response to the master clock signal; and

a plurality of phase comparator, each phase comparator including a first input coupled to the signal source outputs, a second input coupled to the echo signal generator and a phase output coupled to the logic circuit.

15. (Previously presented) The memory system of claim 14 wherein the signal source comprises a multiple output delay-locked loop.

16. (Previously presented) A method of adjusting data timing in a memory system having a memory device and a memory controller, the method comprising:

transmitting a first set of data to the memory device according to a first clock signal;

receiving the first set of data at the memory device;

establishing an initial output timing at the memory device having a default phase relationship with the first clock signal;

transmitting a second set of data from the memory device to the memory controller according to the initial output timing;

receiving the second set of data at the memory controller;

comparing the phase of a second set of data to the phase of the first clock signal in order to identify a phase error;

transmitting a third set of data from the memory controller to the memory device for revising the initial output timing in response to the identified phase error; and

revising the initial output timing at the memory device according to the third set of data to produce a revised output timing.

17. (Previously presented) The method of adjusting data timing according to claim 16 wherein the transmitting of a second set of data comprises transmitting an echo clock signal.

18. (Previously presented) The method of adjusting data timing according to claim 17 wherein the comparing of the second set of data comprises:

generating a plurality of phase shifted signals responsive to the first clock signal;

comparing the echo clock signal to each of the phase shifted signals;

identifying one of the phase shifted signals having a phase within a selected range of phases relative to the echo clock signal; and

generating the third set of data according to the identification of the phase shifted signal.

19. (Previously presented) The method of adjusting data timing according to claim 16 wherein the revising of the initial output timing at the memory device comprises adjusting a vernier.

20. (Previously presented) A method of adjusting data timing in a memory system having a memory device and a memory controller, the method comprising:

establishing an initial output timing at the memory device;

transmitting a first digital signal from the memory device to the memory controller according to the initial output timing;

receiving the first digital signal at the memory controller;

identifying a phase difference of the received digital signal relative to a timing reference signal;

transmitting an adjustment signal from the memory controller to the memory device for revising the initial output timing in response to the identified phase difference to produce a revised output timing;

revising the initial output timing at the memory device according to the adjustment signal; and

transmitting a second digital signal from the memory device to the memory controller according to the revised output timing.

21. (Previously presented) The method of claim 20 wherein the identifying of a phase difference of the received first digital signal relative to a timing reference signal comprises:

generating a plurality of phase shifted signals responsive to the timing reference signal;

comparing the first digital signal to each of the phase shifted signals; and

identifying one of the phase shifted signals having a phase within a selected range of phases relative to the first digital signal.

22. (Previously presented) The method of claim 20 wherein the establishing of an initial output timing comprises:

setting a delay of a delay circuit; and

applying the timing reference signal to the delay circuit to produce the first digital signal.

23. (Previously presented) The method of claim 20 wherein the establishing of an initial output timing further comprises:

storing data in an output register;

clocking the register with the first digital signal; and

outputting data from the register in response to the first digital signal.

24. (Previously presented) The method of claim 22 wherein the revising of the initial output timing comprises adjusting the delay of the delay circuit.